### DSC2030FE5-B0018



#### **Crystal-less<sup>TM</sup> Configurable Clock Generator**

#### **General Description**

The DSC2030FE5-B0018 is a high performance LVDS oscillator utilizing Microchip's proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality.

The DSC2030FE5-B0018 allows the user to easily modify the frequency of the oscillators using FS pins. The DSC2030FE5-B0018 has provision for up to four user-defined pre-programmed, pin-selectable output frequencies.


### **Applications**

- Consumer Electronics
- Storage Area Networks
- SATA, SAS, Fibre Channel
- Passive Optical Networks
  - EPON, 10G-EPON, GPON, 10G-GPON
- Ethernet
  - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express
- Automotive

#### **Features**

- Frequency and output formats:
  - LVDS 100/25/50/74.25MHz
- Low RMS phase jitter: <1ps (typ)
- ±10ppm frequency stability
- -20°C to +70°C ext. commercial temperature range
- High supply noise rejection: -50dBc
- 4 Pin-selectable output frequencies
- Excellent shock & vibration immunity
  - Qualified to MIL-STD-883
- High reliability
  - 20x better MTF than quartz oscillators
- Supply range of 2.25 to 3.6V
- 14-pin 3.2mm x 2.5mm QFN package

# **Block Diagram**



clock works is a registered trademark of whereeing reciniology in

Microchip Technology Inc.


http://www.microchip.com

# **Ordering Information**

| Ordering Part Number | Industrial Temperature Range | Shipping      | Package                  |
|----------------------|------------------------------|---------------|--------------------------|
| DSC2030FE5-B0018     | -20°C to +70°C               | Tube          | 14-pin 3.2mm x 2.5mm QFN |
| DSC2030FE5-B0018T    | -20°C to +70°C               | Tape and Reel | 14-pin 3.2mm x 2.5mm QFN |

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

## **Pin Configuration**



14-pin 3.2mm x 2.5mm QFN

# **Pin Description**

| Pin Number | Pin Name  | Pin Type | Pin Function   |
|------------|-----------|----------|--|
| 1          | OE        | I        | Enables outputs when high and disables outputs when low                |
| 2          | NC        |          | Leave unconnected or connect to ground                                 |
| 3          | NC        |          | Leave unconnected or connect to ground                                 |
| 4          | GND       | PWR      | Ground   |
| 5          | FS0       | I        | Least significant bit for frequency selection, see Table 1 for details |
| 6          | FS1       | I        | Most significant bit for frequency selection, see Table 1 for details  |
| 7          | NC        |          | Leave unconnected or connect to ground                                 |
| 8          | CLK1+     | О        | Positive LVDS output   |
| 9          | CLK1-     | О        | Negative LVDS output   |
| 10         | NC        |          | Leave unconnected or connect to ground                                 |
| 11         | NC        |          | Leave unconnected or connect to ground                                 |
| 12, 13     | VDD2, VDD | PWR      | Power supply   |
| 14         | NC        |          | Leave unconnected or connect to ground                                 |

#### **Operational Description**

The DSC2030FE5-B0018 is a LVDS oscillator consisting of a MEMS resonator and a supporting PLL IC. The LVDS output is generated through independent 8-bit programmable dividers from the output of the internal PLL.

The actual frequency output by DSC2030FE5-B0018 is controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to four different frequencies.

Two control pins (FS0, FS1) select the output

When OE (pin 1) is floated or connected to VDD, the DSC2030FE5-B0018 is in operational mode. Driving OE to ground will tri-state output driver (hi-impedance mode).

### **Output Clock Frequencies**

frequency.

Frequency select bits are weakly tied high so if left unconnected the default setting will be [11] and the device will output the associated frequency highlighted in bold.

| Enog (MHz) | Freq Select Bits [FS1, FS0] - Default is [11] |    |       |     |
|------------|---|----|-------|-----|
| Freq (MHz) | 00  | 01 | 10    | 11  |
| CLK1       | 25  | 50 | 74.25 | 100 |

**Table 1. Pin-Selectable Output Frequencies** 

#### **Absolute Maximum Ratings**

| Item           | Min. | Max.                | Units | Condition  |
|----------------|------|---------------------|-------|------------|
| Supply Voltage | -0.3 | +4.0                | V     |            |
| Input Voltage  | -0.3 | VDD + 0.3           | V     |            |
| Junction Temp  | -    | +150                | °C    |            |
| Storage Temp   | -55  | +150                | °C    |            |
| Soldering Temp | -    | +260                | °C    | 40sec max. |
| ESD HBM MM CDM | -    | 4000<br>400<br>1500 | V     |            |

1000+ years of data retention on internal memory


### **Specifications** (Unless specified otherwise: T = 25°C)

| Parameter   | Symbol     | Condition  | Min.       | Тур.               | Max.       | Units |
|---|------------|--|------------|--------------------|------------|-------|
| Supply Voltage <sup>1</sup>                               | VDD        |  | 2.25       |                    | 3.6        | V     |
| Supply Current  | IDD        | OE pin low - output is disabled  |            | 21                 | 23         | mA    |
| Supply Current <sup>2</sup>                               | IDD        | OE pin high - output is enabled<br>RL = 100Ohms, F0 = 156.25MHz                          |            | 29                 | 32         | mA    |
| Frequency Stability                                       | ΔF         | Includes frequency variation due to initial tolerance, temp. and power supply voltage    |            |                    | ±10        | ppm   |
| Aging   | ΔF         | First year (@ 25°C)  |            |                    | ±5         | ppm   |
| Startup Time <sup>3</sup>                                 | tSU        | T = 25°C   |            |                    | 5          | ms    |
| Input Logic Levels<br>Input Logic High<br>Input Logic Low | VIH<br>VIL |  | 0.75 x VDD |                    | 0.25 x VDD | V     |
| Output Disable Time <sup>4</sup>                          | tDA        |  |            |                    | 5          | ns    |
| Output Enable Time  | tEN        |  |            |                    | 20         | ns    |
| Pull-Up Resistor <sup>2</sup>                             |            | Pull-up exists on all digital IO   |            | 40                 |            | kOhms |
|   |            | LVDS Output  |            |                    |            |       |
| Output Offset Voltage                                     |            | R = 100Ohms Differential   | 1.125      |                    | 1.4        | V     |
| Delta Offset Voltage                                      |            |  |            |                    | 50         | mV    |
| Pk to Pk Output Swing                                     |            | Single-Ended   |            | 350                |            | mV    |
| Output Transition Time <sup>4</sup> Rise Time Fall Time   | tR<br>tF   | 20% to 80%<br>RL = 100Ohms, CL = 2pF   |            | 200                | 350        | ps    |
| Frequency   | CLK1       | [FS1, FS0] = [1, 1]  |            | 100                |            | MHz   |
| Output Duty Cycle   | SYM        | Differential   | 48         |                    | 52         | %     |
| Period Jitter <sup>5</sup>                                | JPER       | F0 = 156.25MHz   |            | 2.5                |            | psRMS |
| Integrated Phase Noise                                    | JPH        | 200kHz to 20MHz @ 156.25MHz<br>100kHz to 20MHz @ 156.25MHz<br>12kHz to 20MHz @ 156.25MHz |            | 0.28<br>0.4<br>1.7 | 2          | psRMS |

#### Notes:

- 1. Pin 12 VDD2, and pin 13 VDD should be filtered with  $0.1 uF\ capacitors.$
- 2. Output is enabled if OE pin is floated or not connected.
- 3. tSU is time to 100ppm stable output frequency after VDD is applied and outputs are enabled.
- 4. Output Waveform and Test Circuit figures below define the parameters.
- 5. Period Jitter includes crosstalk from adjacent output.

## **Nominal Performance Parameters** (Unless specified otherwise: T = 25°C, VDD = 3.3V)



 $Figure\ 1.\ LVDS\ Phase\ Jitter\ (integrated\ phase\ noise)$ 

## **LVDS Output Waveform**




Figure 2. LVDS Output Waveform

| MSL 1 @ 260°C refer to JSTD-020C  |              |  |  |
|-----------------------------------|--------------|--|--|
| Ramp-Up Rate (200°C to Peak Temp) | 3°C/sec Max. |  |  |
| Preheat Time 150°C to 200°C       | 60 - 180 sec |  |  |
| Time maintained above 217°C       | 60 - 150 sec |  |  |
| Peak Temperature                  | 255 - 260°C  |  |  |
| Time within 5°C of actual Peak    | 20 - 40 sec  |  |  |
| Ramp-Down Rate                    | 6°C/sec Max. |  |  |
| Time 25°C to Peak Temperature     | 8 min Max.   |  |  |

#### **Solder Reflow Profile**





Figure 3. Solder Reflow Profile

#### Package Information<sup>7</sup>



Notes:

3.2mm x 2.5mm 14 Lead Plastic Package

- 6. Connect the exposed die paddle to ground.
- 7. Package information is correct as of the publication date. For updates and most current information, go to www.microchip.com.

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Microchip products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Microchip Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Microchip for any damages resulting from such use or sale.

© 2021 Microchip Technology Inc.