

General Description

The SM806045 is a member of the ClockWorks® FLEX family of devices from Microchip and provides an extremely low-noise timing solution. It is based upon a unique PLL architecture that provides very-low phase noise.

The device operates from a 2.5V or 3.3V power supply.


Applications

- PCI Express
- Storage

Features

- Generates 5 output clocks
- Frequency and output logic:
 - 100MHz LVDS x 5
- PCIe Gen 1/2/3/4/5 Compliant
- 50MHz Crystal Input
- Typical phase noise:
 - 78fs (Integration range: 12kHz-20MHz)
- On-chip power supply regulation for excellent board level power supply noise immunity
- No external crystal oscillator capacitors required
- 2.5V or 3.3V operating power supply
- Industrial temperature range
- 48-pin 7x7x0.85mm VQFN

Block Diagram



ClockWorks is a registered trademark of Microchip Technology Inc.

Microchip Technology Inc.

<http://www.microchip.com>

December 11, 2020
806001-9500-Rev 0.7


M9999-121120-A
tcghelp@microchip.com

Ordering Information

Ordering Part Number	Marking	Shipping	Ambient Temperature Range	Package
SM806045UMG	806045	Tube	-40°C to +85°C	48-pin 7x7x0.85mm VQFN
SM806045UMG TR	806045	Tape and Reel	-40°C to +85°C	48-pin 7x7x0.85mm VQFN

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
1, 12, 24	VSS	PWR		Power Supply Ground
2, 3, 6, 38, 41, 44	DNC			Do not connect anything to these pins
4	VDD	PWR		Power Supply
5	DNC			Do not connect
7	INPUT_SEL	I, SE	LVC MOS	Internal 75k Ohms Pull-Up 0 = REF_IN, 1 = XTAL
8, 14, 19, 21	VDDOB	PWR		Power Supply for Outputs QB
9, 11	DNC, DNC			Do not connect
10, 23	VSSOB	PWR		Ground Return Path for the Bank B Output Drivers
13, 15	QB2, /QB2	O, Diff	LVDS	Clock Output QB2 Frequency = 100MHz
16	DNC			Do not connect
17	DNC			Do not connect
18	DNC			Do not connect
20, 22	QB1, /QB1	O, Diff	LVDS	Clock Output QB1 Frequency = 100MHz
25, 27	QA3, /QA3	O, Diff	LVDS	Clock Output QA3 Frequency = 100MHz
26, 32, 34	VDDOA	PWR		Power Supply for Outputs QA
28, 30, 36	VSSOA	PWR		Ground Return Path for the Bank A Output Drivers
29, 31	QA2, /QA2	O, Diff	LVDS	Clock Output QA2 Frequency = 100MHz
33, 35	QA1, /QA1	O, Diff	LVDS	Clock Output QA1 Frequency = 100MHz
37	VSSA_PLL	PWR		Analog Power Return for PLL
39	VDDA_PLL	PWR		Analog Power Supply for PLL
40	VDD	PWR		Power Supply
42	VSSI	PWR		Ground for Reference Input Circuits and Crystal Oscillator
43, 45	DNC			Do not connect
46, 47	XOUT, XIN	I/O, SE		Crystal Reference Input/Output = 50MHz, no external load caps needed.
48	VDDI	PWR		Power Supply for Reference Input Circuits and Crystal Oscillator

Absolute Maximum Ratings¹

Supply Voltage (VDD, VDDA, VDDI, VDDO).....+4.6V
 Input Voltage (VIN).....-0.50V to +4.6V
 ESD Machine Model.....200V
 ESD Human Body Model.....2kV

Operating Ratings²

Supply Voltage (VDD, VDDO)....+2.375V to +3.465V

Electrical Characteristics

Typical values are TA = 25°C, min/max across -40°C ≤ TA ≤ +85°C, unless otherwise noted.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
VDD, VDDO	Supply Voltage	2.5V Operation 3.3V Operation	2.375 3.135	2.5 3.3	2.625 3.465	V
VDDI	Analog & I/O Supply		2.375		3.465	V
VDDA	PLL Core		2.375		3.465	V
IDDA	PLL Core Current Consumption				60	mA
IDDI	Analog & I/O Current				20	mA
IDDO	Output Stage Current Consumption	Per output bank, unloaded			70	mA
IDD	SPI and Miscellaneous Logic				8	mA

Crystal Characteristics

Parameter	Condition	Min.	Typ.	Max.	Units
Mode of Oscillation		Fundamental, Parallel Resonant			
Frequency	Note 3		50		MHz
Equivalent Series Resistance (ESR)				60	Ohms
Load Capacitance, CL	8.0 pF parallel load, typical		8	±0.5	pF
Shunt Capacitor, CO			0.3	1.5	pF
Correlation Drive Level	EIA-512		10	200	μW

Notes:

- Exceeding the absolute maximum ratings may damage the device.
- The device is not guaranteed to function outside its operating ratings.

LVDS DC Electrical Characteristics

VDDcore= VDD = VDDO = 3.3V \pm 5% or 2.5V \pm 5%, TA = -40°C to +85°C, unless otherwise noted.

RL = 100 Ohms between Q and /Q.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
VOD	Differential Output Voltage	Figure "Duty Cycle Timing"	245	350	454	mV
VCM	Common Mode Voltage		1.125	1.2	1.375	V
VOH	Output High Voltage		1.248	1.375	1.602	V
VOL	Output Low Voltage		0.898	1.025	1.252	V

AC Electrical Characteristics

VDD = VDDO½ = 3.3V ±5% or 2.5V ±5%

VDD = 3.3V ±5%, VDDO½ = 3.3V ±5% or 2.5V ±5%

TA = -40°C to +85°C

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
FIN	Input Frequency	XO		50		MHz
FOUT	Output Frequency	LVDS		100 x 5		MHz
TR/TF	Output Rise/Fall time ³	LVDS output	85	140	300	ps
ODC	Output Duty Cycle	<400MHz output frequencies	48	50	52	%
Tpd	Input-to-Input Propagation Delay	ZDB mode Generator/Bypass mode	-100	4	100	ps ns
Tskew	Output-to-Output Skew	Notes 4, 5 Same output bank			50	ps
Tlock	PLL Lock Time			5	20	ms
Tjit(Ø)	RMS Phase Noise	Notes 6, 7 100MHz LVDS: Integration range (12kHz-20MHz)		79		fs

Temperature Specifications

Parameter	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Ambient Temperature Range	Ta	-40		+85	°C	
Lead Temperature				+260	°C	Soldering, 20s
Case Temperature				+115	°C	
Storage Temperature Range	Ts	-65		+150	°C	
Package Thermal Resistances (Note 8)						
Junction Thermal Resistance, 7 x 7 VQFN-48Ld	Tja		23.4		°C/W	

Notes:

- See Figure 'All Outputs Rise/Fall Time'
- Output-to-output skew is defined as skew between outputs at the same supply voltage and with equal load conditions. It is measured at the output differential crossing points.
- Output-to-output skew is only defined for outputs in the same PLL bank [A:B, C:D] with the same output logic type setting.
- All phase noise measurements were taken with an Agilent 5052B phase noise system.
- Measured using a 50MHz crystal as the input reference source.
- Package thermal resistance assumes the exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

Application Information

Crystal Layout

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal. Crystal load capacitance is built inside the die, so no external capacitance is needed. See the *Quartz Crystals and Microchip ICs* application note ANTC207 for further details. If you need help selecting a suitable crystal for your application, contact Microchip's TCG applications group at: tcghelp@microchip.com

Output Traces

Design the traces for the output signals according to the output logic requirements. If LVCMOS is unterminated, add a 30 Ohms resistor in series with the output, as close as possible to the output pin and start a 50 Ohms trace on the other side of the resistor.

For differential traces you can either use a differential design or two separate 50 Ohms traces. For EMI reasons, it is better to use a balanced differential design.

LVDS can be AC coupled or DC coupled to its termination.

Power Supply Filtering Recommendations



Figure 1. Recommended Power Supply Filtering

- Use the power supply filtering shown in above figure for VDD, VDDA_PLL, VDDI.
- Connect the VDDO pins directly to the VDD power plane.
- Connect all VSS pins directly to the ground power plane.
- Recommended ferrite bead properties are 80 Ohms to 240 Ohms @100MHz impedance and >250mA saturation current.
- To improve power supply filtering beyond what a ferrite bead can provide, Microchip's Ripple Blocker™ provides a solution. MIC94300 or MIC94310 are recommended parts. The filter circuit with Ripple Blocker is shown in below figure and can be used for any of the above VDD sections.
- Do not use Y5V or Z5U capacitors.



Figure 2. Power Supply Filtering with Ripple Blocker

Timing Diagrams




Figure 3. Duty Cycle Timing



Figure 4. All Outputs Rise/Fall Time

RMS Phase/Noise/Jitter



Figure 5. RMS Phase/Noise/Jitter

Crystal Input Interface




Figure 6. Crystal Input Interface

Output Termination




Figure 7. LVDS Output Load and Test Circuit





Figure 8. 100MHz LVDS Output, 12kHz-20MHz 79fs

Packaging Information

48-Lead Very Thin Plastic Quad Flat, No Lead Package (PTA) - 7x7x0.9 mm Body [VQFN] With 5.1x5.1 mm Exposed Pad; Micrel Legacy Package QFN77-48L


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-01270 Rev B Sheet 1 of 2

**48-Lead Very Thin Plastic Quad Flat, No Lead Package (PTA) - 7x7x0.9 mm Body [VQFN]
With 5.1x5.1 mm Exposed Pad; Micrel Legacy Package QFN77-48L**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	48		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.253 REF		
Overall Length	D	7.00 BSC		
Exposed Pad Length	D2	5.05	5.10	5.15
Overall Width	E	7.00 BSC		
Exposed Pad Width	E2	5.05	5.10	5.15
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.35	0.40	0.45


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-01270 Rev B Sheet 2 of 2

**48-Lead Very Thin Plastic Quad Flat, No Lead Package (PTA) - 7x7x0.9 mm Body [VQFN]
With 5.1x5.1 mm Exposed Pad; Micrel Legacy Package QFN77-48L**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>


RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			5.15
Optional Center Pad Length	Y2			5.15
Contact Pad Spacing	C1		6.90	
Contact Pad Spacing	C2		6.90	
Contact Pad Width (X48)	X1			0.30
Contact Pad Length (X48)	Y1			0.85
Contact Pad to Contact Pad (X44)	G1	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3270 Rev B

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Microchip products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Microchip Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Microchip for any damages resulting from such use or sale.

© 2020 Microchip Technology Inc.